

## Physical-Analytical Subsystem for the Device and Process Design of a Power U-MOSFET

**P.S. Prikhodko**, Dr. Sci. (Engineering), Prof., prikhodko.ps@spacecorp.ru  
Joint Stock Company “Russian Space Systems”, Moscow, Russian Federation

**Yu.A. Romanov**, contact@spacecorp.ru  
Joint Stock Company “Russian Space Systems”, Moscow, Russian Federation

**Abstract.** A subsystem of device and process automated design intended for the analysis of the physical principles of creating a power U-MOS transistor is proposed. The subsystem employs a hierarchical structure for representing data of the design and technological model. The hierarchical structure has five levels of data structuring. This provides the possibility of their multi-level transformation and makes it possible to take into account individual physical phenomena occurring during the technological process as part of the route of manufacturing a semiconductor device. Such a structure significantly facilitates the optimization, modification and debugging of the subsystem.

The subsystem has been implemented on the basis of the Proto authoring language for specifying design commands. It has been developed with consideration of the possible significant expansion of the language's functional capabilities. The language is a Lisp dialect and is characterized by extreme simplicity. When executing design commands, user modules, which determine the work with data of the hierarchical structure at all five levels, can be connected.

The subsystem is focused on the development and study of technological processes related to the etching or deposition (epitaxial, vapor, sputtering) of silicon, silicon dioxide, silicon nitride, and metallization formation. With the help of this subsystem, a design and technological model of a power MOS transistor can be obtained. This model will be suitable for extracting electrophysical parameters, thus, allowing the subsequent evaluation of the influence of the features and parameters of technological processes on the characteristics of semiconductor structures.

Correcting such a model during the manufacturing stage will allow for the optimization of the manufacturing process route, taking into account the features of existing technological equipment.

**Keywords:** power U-MOSFET, device and process design.

**For citation:** Prikhodko P.S., Romanov Yu.A. Physical-Analytical Subsystem for the Device and Process Design of a Power U-MOSFET. *Rocket-Space Device Engineering and Information Systems*. 2024. Vol. 12. No. 2. pp. 90–101. (in Russian)

### References

1. Gong Y., Chen X., Li Z. et al. Research of SEB effects in trench IGBT based on the TCAD simulation. *Microelectronics Reliability*. 2024. Vol. 162. p. 115517.
2. Chen D.-X., Wang Y., Song Y.-X. et al. TCAD Analysis of Single-Event Burnout Hardness for an Improved CoolSiC Trench MOSFET. *IEEE Transactions on Electron Devices*. 2024.
3. Stettler M. A., Cea S. M., Hasan S. et al. Industrial TCAD: modeling atoms to chips. *IEEE Transactions on Electron Devices*. 2021. Vol. 68, 11. pp. 5350–5357.
4. Petrosyants K.O., Koukhov M.V., Popov D.A. et al. Analiz vliyaniya radiatsionnykh effektov na kharakteristiki operatsionnogo usilitelya s ispol'zovaniyem universal'noy SPICE-RAD-modeli bipolyarnykh tranzistorov [Analysis of radiation exposure effects on the characteristics of an operational amplifier using the universal SPICE-RAD model of bipolar transistors]. *Izvestiya vuzov. Elektronika* [News of universities. Electronics]. 2024. 5. Available at: <http://cyberleninka.ru/article/n/analiz-vliyaniya-radiatsionnyh-effektov-na-harakteristiki-operatsionnogo-usilitelya-s-ispolzovaniem-universalnoy-spice-rad-modeli> (accessed March 16, 2025). (in Russian)
5. Korolev M. et al. *Tekhnologiya, konstruksii i metody modelirovaniya kremniyevykh integral'nykh mikroskhem. Chast' 1* [Technology, designs and modeling methods of silicon integrated circuits. Part 1.]. Moscow, BINOM, Laboratoriya znaniy, 2010. (in Russian)

6. Zemnov K. E., Chashchin E. D., Belova I. M. Obzor metodov modelirovaniya protsessa travleniya: sbornik trudov konferentsii [Review of methods for modeling the etching process: a collection of conference proceedings]. Nauchnyye issledovaniya: ot teorii k praktike: materialy XI Mezhdunar. nauch.-prakt. konf. [Scientific research: from theory to practice: proceedings of the XI International scientific and practical conference], (Cheboksary, February 12, 2017). Eds. Shirokov O. N. et al. Cheboksary, Tsentr naunogo sotrudniyestva “Interaktiv plyus”, 2017. Vol. 1, 1 (11), pp. 31-35. ISSN 2413-3957. (in Russian)
7. Kuboi N. Review and future perspective of feature scale profile modeling for high-performance semiconductor devices. *Journal of Micro/Nanopatterning, Materials, and Metrology*. 2023. Vol. 22, 4. pp. 041502–041502.
8. Zhang P., Li D. The features of surface charging on rectangle mask holes in plasma etching. *Phys. Plasmas*. 2022. Vol. 29, 10. p. 103506.
9. Zhang P. Charging Issues on the Rectangle Mask Line During Plasma Etching with Consideration of Electron-Solid Interaction. *Brazilian Journal of Physics*. 2023. Vol. 53, 5. p. 124.
10. Penzin O.Yu. Analiz i modelirovaniye fizicheskikh protsessov v poluprovodnikovyykh priborakh s pomoshch'yu programmy PEGAS [Analysis and modeling of physical processes in semiconductor devices using the PEGAS program]. *Avtometriya [Autometry]*. No. 1, 1994, pp. 94–100. (in Russian)

**Received 17.03.2025**

**Accepted 12.05.2025**